以上为北京时间。链接检查不代表仍在招聘，申请前请以招聘官网为准。
按这个岗位的城市和方向提醒，确认后才开启，可选择每日或每周。
负责SOC芯片DFT架构设计与实现，涵盖SCAN、Boundary SCAN、MBIST及模拟宏测试逻辑；生成DFT时序约束并推动时序收敛；开发高覆盖率低成本测试向量。需5年以上DFT设计与验证经验。
Responsibilities:
The candidate is expected to be responsible for following tasks
1. Participate in SOC full chip DFT feature and architecture definition;
2. Implement SOC DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic;
3. Generate DFT related timing constraints and work for timing closure;
4. Develop and verify high coverage and cost-effective test patterns for the production test;
5.Evaluate and establish the advanced DFT tools and flow.
Qualifications:
1. 8+ years’ experience for Bachelor or 5+ years for Master in DFT design and verification, test pattern development;
2. Good Knowledge of Scan/ATPG, MBIST and boundary scan and other DFT techniques;
3. Good Knowledge of industry DFT tools like DFTMax, TetraMax ,TestKompress, FastScan, Tessent Mbist, SMS etc.
4. Good knowledge of digital SoC/ASIC design, including STA, verification and RTL coding;
5. Proficient in hardware description languages such as Verilog, System Verilog and VHDL;
6. Good Knowledge of script language, such as Tcl, Python, Perl;
7. Good English communication skills;
8. Strong commitment to schedule and work quality, good team player.
科技推广和应用服务业
