以上为北京时间。链接检查不代表仍在招聘，申请前请以招聘官网为准。
按这个岗位的城市和方向提醒，确认后才开启，可选择每日或每周。
岗位城市暂未明确，请先到找职位页面选择城市和方向。
选择求职条件负责半导体工艺中集成缺陷监控方案的开发与持续优化，利用统计方法推动问题解决和工艺改进。
Defect Reduction Engineers are responsible for the development and sustaining of integrated defect monitors in Intel's semiconductor processes. Integrated defect monitors are a key component of delivering world class yields for our customers.
As part of your role, you will work in the Defect Metrology area as part of a team of layer owners. In this role, key responsibilities include:
Own multiple integrated monitors.
Develop solutions to problems utilizing statistical knowledge and problem-solving tools as well as developing strategies to prevent the recurrence of the problem in future.
Troubleshooting complex issues, developing scalable solutions, and implementing strategies to prevent recurrence.
Continuously improve tool performance and optimize recipes through sustaining and innovation activities.
Lead continuous improvement initiatives with your team organization which will improve the operational performance of the area.
Minimum Requirements
Level 8 (NFQ) degree or higher in Science or Engineering (e.g., Physics, Chemistry, Materials Science, Electrical/Mechanical/Chemical Engineering, Mechatronics, Biomedical Engineering, Nanotechnology, Mathematics, or related field)
4+ years of experience in an engineering environment
Strong analytical and problem‑solving skills with ability to work independently and take ownership
Proven data analysis skills, including statistical analysis and visualization (e.g., JMP or similar tools)
Strong written and verbal communication skills
Ability to work effectively in cross‑functional and multicultural teams
Preferred Requirements
Experience in semiconductor, pharmaceutical, biomedical, medical device, or advanced manufacturing environments
High attention to detail and strong adherence to procedures
Good planning and organizational skills
Requirements listed would be obtained through a combination of industry relevant job experience / research. Knowledge of processes such as diffusion, etching, plating, lithography, and thin film deposition in semiconductor fab manufacturing operations would be an advantage.
We offer a total compensation package that ranks among the best in the industry.
Annual Salary Range for this job which could be performed in Ireland is: 59,200.00 € - 111,300.00 €

The compensation range displayed in this posting reflects the minimum and maximum target compensation for this position. Within this range, individual pay is determined by job related skills, experience, and relevant education, training. As part of our total compensation approach, the final offer may include additional pay components and benefits. Your recruiting team will share the confirmed base salary along with any applicable total compensation elements upon employment offer delivery.Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.*
负责领导尖端SoC设计的验证工作，制定仿真、仿真加速及形式化验证策略，确保流片一次成功。指导验证团队，定义可扩展方法论，影响Intel技术方向，弥合微架构规范与硅片实现之间的差距。
