以上为北京时间。链接检查不代表仍在招聘,申请前请以招聘官网为准。
按这个岗位的城市和方向提醒,确认后才开启,可选择每日或每周。
岗位城市暂未明确,请先到找职位页面选择城市和方向。
选择求职条件负责设计并优化英特尔高性能CPU的数字电路,包括存储器和缓存,专注于功耗、性能、面积和时序的平衡。与架构和布局团队协作,推动创新,直接影响公司技术领先地位。
You will join Intel's development center in Haifa/PTK, part of Intel's global organization responsible for designing next-generation CPU cores and SoCs using advanced process technologies.
As a CPU Circuit Design Engineer, you will work closely with senior design and development engineers on advanced CPU IP designs. You will contribute directly to multiple stages of the circuit design flow, including detailed circuit analysis, design implementation, and optimization at the transistor level, while applying industry best practices and proven methodologies.
The team focuses on delivering high-speed, best quality IP designs for CPUs that meet aggressive power, performance, and area targets. You will take ownership of defined design blocks, participate in technical decision-making, and be exposed to real-world design challenges using state-of-the-art EDA tools in a fast-paced, collaborative environment.
Key Responsibilities
• Design, analyze, and debug CPU circuits at transistor level with increasing ownership
• Contribute to circuit-level implementation, optimization, and debugging across design stages using both manual design techniques and automation tools
• Perform power, performance, and area (PPA) analysis and drive design trade-offs for IP blocks
• Participate actively in design reviews, quality checks, and post-silicon debug support
• Collaborate with cross-functional teams including synthesis teams, Front End design (RTL), and layout
• Apply and help refine Intel circuit design methodologies and automation flows for IP development
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
负责领导尖端SoC设计的验证工作,制定仿真、仿真加速及形式化验证策略,确保流片一次成功。指导验证团队,定义可扩展方法论,影响Intel技术方向,弥合微架构规范与硅片实现之间的差距。