以上为北京时间。链接检查不代表仍在招聘,申请前请以招聘官网为准。
按这个岗位的城市和方向提醒,确认后才开启,可选择每日或每周。
岗位城市暂未明确,请先到找职位页面选择城市和方向。
选择求职条件加入英特尔,成为混合信号逻辑设计工程师,负责开发尖端混合信号与高速IP模块,推动复杂SoC的无缝集成。您将主导RTL编码、低功耗优化及静态时序分析,确保性能与功耗的极致平衡。要求10年以上经验及硕士学历,精通Verilog/SystemVerilog与先进工艺节点。
Develops the logic design, register transfer level (RTL) coding, and simulation for mixed signal and/or high-speed IPs required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs. Participates in the definition of architecture and microarchitecture features of the block being designed. Applies various strategies, tools, and methods for mixed signal designs including analog behavior modeling and circuit simulation to write RTL and optimize mixed signal logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Supports SoC customers to ensure high-quality integration of the IP block.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.负责领导尖端SoC设计的验证工作,制定仿真、仿真加速及形式化验证策略,确保流片一次成功。指导验证团队,定义可扩展方法论,影响Intel技术方向,弥合微架构规范与硅片实现之间的差距。